



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

OLIFF & BERRIDGE, I	PLC		Attorney Dock	et No.: <u>04</u>	0090.02							
P.O. Box 19928 Alexandria, Virginia				Date: Ju	ıly 10, 2	001						
Telephone: (703) 836- Facsimile: (703) 836-												
Tacsimile: (705) 050-	2707		BOX P	ATENT A	PPLICA	TION						
Customer Number: 2	25944	C	CONTINUING	APPLICAT	rion t	RANSMITT	'AL					
Director of the U.S. Pa Washington, D.C. 202		ark Office		RULE 1.	53(b)							
Sir:												
Transmitted herewith f	for filing under 37	7 C.F.R. §1.53(b) is a	l									
☐ Con	tinuation	□ Divisional	Divisional Continuation-in-Part									
application of prior pe												
For (Title):		EVICE PROVIDEI ELECTRONIC DEV EVICE					AL					
By (Inventors):	Ichio YUDASA	KA, Tatsuya SHIM	IODA, Sadao K	ANBE and	l Wakac	MIYAZAV	VA ·					
		of Attorney is attach										
		eclaration and Power										
	same or fewer in	nventors and (a) a cop	by of the prior a	pplication o	r (b) a re	evised, reform	natted or					
		f the prior application				1 11411 1						
∐ b.	A new Declarati	on and Power of Atto f the prior application	orney. (Used wi	th the same	, tewer o I or edite	r additional i	nventors the prior					
		does not contain new										
2. The filir	ng fee is calculate	ed below:										
		TED ENTRY OF										
CLAIMS IN THE AI						OTHER 7	THAN A					
			SMALL	ENTITY		SMALL ENTITY						
FOR:	NO. FILED	NO. EXTRA	RATE	FEE	<u>OR</u>	RATE	FEE					
BASIC FEE				\$ 355	<u>OR</u>		\$ 710					
TOTAL CLAIMS	51 - 20	= *31	x 9=	\$	<u>OR</u>	x 18	\$ 558					
INDEP CLAIMS	5 - 3	= *2	x 40 =	\$	<u>OR</u>	x 80	\$ 160					
☐ MULTIPLE DEP			+135 =	\$	<u>OR</u>	+270	\$ 0					
* If the difference i	s less than zero,	enter "0".	TOTAL	\$	<u>OR</u>	TOTAL	\$1428					
3. Check N	To. <u>120770</u> in the	amount of \$1,428.0	0 to cover the fi	ling fee is a	ttached.	The Directo	r is redit					
nereby any ove	iutnorized to chai	rge any other fees that osit Account No. 15-	0461. Two dup	licate copie	s of this	sheet are	cuit					
attached												
	4. Cancel claims of the application before calculating the filing fee. At least one independent claim											
is retain	ed for filing purp	oses.	,			•						
DEPOSIT ACC	OUNT USE	٦	•									
AUTHORIZ												
Please grant an	•											
necessary for Charge any fee	•											
Deposit Account		_										



5.	\boxtimes	Amend the specification by inserting before the first line the sentence:
		This is a \square Continuation \boxtimes Division \square Continuation-in-Part of Application No. <u>09/325,567</u> filed <u>June 4, 1999</u> , which is a <u>Rule 1.53(b) Continuation of U.S.S.N. 08/983,036</u> , which in turn is a
		U.S. National Stage Application of PCT/JP97/01618. The entire disclosure of the prior application(s)
		is hereby incorporated by reference herein in its entirety
6.	\boxtimes	Drawings (Fig(s). 1-44) are attached.
		Use Figure for front page of Publication.
7.		Priority of foreign application(s) No. <u>8-120653</u> filed <u>May 15, 1996</u> in <u>Japan; 8-248071</u> filed <u>September 19, 1996</u> in <u>Japan</u> ; <u>8-303387</u> filed <u>November 14, 1996</u> in <u>Japan</u> are claimed under 35 U.S.C. §119 and/or §365(b).
		The certified copy was filed in prior Application No on
		A certified copy of the above foreign application(s) is filed herewith.
8.		Priority of U.S. Provisional Application(s) No filed is claimed under 35 U.S.C. §119.
		Amend the specification by inserting before the first line the sentence:
		This nonprovisional application claims the benefit of U.S. Provisional Application(s) No filed
9.	\boxtimes	The prior application is assigned of record to Seiko Epson Corporation recorded at Reel 9149, Frame 0850.
10.		This application is filed by fewer than all the inventors named in the prior application (37 C.F.R §1.53(b)(1)). Delete the following inventor(s) named in the prior application:
	_	
11.	\boxtimes	A Preliminary Amendment is attached. Claims added by this Amendment are properly numbered consecutively beginning with the number next following the highest numbered claim in the application.
12.	\boxtimes	An Information Disclosure Statement is attached.
13.		Small entity status:
		a. Entitlement to small entity status is asserted.
		b. Small entity status is no longer claimed.
14.		Other:
15.		This application is NOT to be published under 35 U.S.C. 112(b). The undersigned attorney or agent hereby certifies that the invention disclosed in this application has not been and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication at eighteen months after filing.
16.		The power of attorney in the application is to James A. Oliff, Registration No. 27,075, William P. Berridge, Registration No. 30,024, Kirk M. Hudson, Registration No. 27,562, Thomas J. Pardini, Registration No. 30,411, Edward P. Walker, Registration No. 31,450, Robert A. Miller, Registration No. 32,771, Mario A. Costantino, Registration No. 33,565, Stephen J. Roe, Registration No. 34,463, Joel S. Armstrong, Registration No. 36,430, Christopher W. Brown, Registration No. 38,025, and/or Richard E. Rice, Registration No. 31,560.
		a. The power appears in the attached Declaration and Power of Attorney.
		b. Since the power does not appear in the attached Declaration and Power of Attorney, a substitute Power of Attorney is also attached.
17.	\boxtimes	Address all future communications to:
_		

OLIFF & BERRIDGE, PLC P.O. Box 19928 Alexandria, Virginia 22320

Respectfully submitted,

James A. Oliff Registration No. 27,075

Eric D. Morehouse Registration No. 38,565

Support in Priority Doc JP 8-120653	P24, ¶42 through page 26 ¶44 describes	the TFT and its components (by	reference to Figures 3 and 4, including	an insulating substrate 401, a gate	electrode 405, gate insulating film 404,	semiconducting channel region 403,	source contacts 403S, and drain contacts	403D), wherein the channel region is	formed from polymer silane having	various plural monomer units as the	material forming the polymer	semiconducting layer;	P39, ¶39 describes using ink-jetting to	form the channel and the insulating film.	-					•			-	
Support in 09/901,126	Fig. 38(B), P93, L1-4:	reverse stagger-type TFT.	Fig. 38(B), P93, L1-P94, L21:	- insulating substrate 410 and	protective underlayer 411.	- gate electrode 415.	- gate insulating film 413.	- amorphous silicon film 417.	- source/drain electrodes 431, 492.	P94, L22, P95, L4:	Semiconducting layer can be	formed of a coating film as in the	first embodiment.	P41-42: using polymer silane having	various plural monomer units as	the material forming the	conductive layer; P58, L5-9: using	ink-jetting to deposit the material	forming the conductive layer.	Figs. 14-16; P56, L1-P59, L21:	Ink-jet printing also, applicable to the	silicon film forming the channel	region (region 14C between 14S and	14D in Fig. 10). See P58, L5-9.
Claims in 09/901,126	82. A process of forming thin	film field effect transistors	comprising the steps of:	forming a gate electrode on	a substrate:	forming a gate insulator	over said gate electrode:	forming a polymer	semiconducting layer on said	insulator by ink-jet printing; and	forming source and drain	contacts on said semiconducting	laver.											
Claim in '196 Patent	23. A process of forming thin	film field effect transistors	comprising the steps of:	forming a gate electrode on	a substrate:	forming a gate insulator	over said gate electrode:	forming a polymer	semiconducting layer on said	insulator by ink-iet printing: and	forming source and drain	contacts on said semiconducting	laver				-		•					
Count	Count 3. A process of forming	thin film field effect transistors	comprising the steps of:	forming a gate electrode on	a cuhetrate.	forming a gate inculator	over said gate electrode.	forming a semiconducting	laver on said insulator by ink-iet	nrinting: and	forming source and drain	contacts on said semiconducting	layer	- rayer						-				